Abstract-A transportable ac voltage source is described, in which sinusoidal signals are synthesized digitally in the audio-frequency range. The rms value of the output waveform may be calculated by measuring the dc level of the individual steps used to generate the waveform. The uncertainty of this calculation at the 7-V level is typically less than +5 ppm from 60 Hz to 2 kHz and less than + l o ppm from 30 Hz to 15 kHz.
success. However, imperfections in the steps used to generate the waveforms have limited the ability to calculate the rms value of the ac signal based on a knowledge of the static voltage of each step. Transient energy due to waveform aberrations at the step transitions (often referred to as "glitches") adds to the signal power making it difficult to predict the rms value accurately.
GENERATOR CIRCUIT
A "deglitching" technique, to improve phase angle precision [6], has been employed to enhance the step quality in an audio-frequency , digitally synthesized source (DSS). Charge-coupled and switching glitches, as well as current settling time in high-resolution digital-to-analog converters (DAC's), may be reduced by toggling between two converters which are updated at different times. A simplified diagram of the DSS is shown in Fig. 1 . Digital values of the waveform, stored in a read-only-memory (ROM) are sequentially latched into multiplying DAC's, MDACl and MDAC2, on the positive transition of clock signals A and B , respectively. Fast CMOS switches ( S , S2, S3, S,) steer the output current from each MDAC to ground until the current step has settled, and then steer the current into the summing node of a wide-band operational amplifier. At time tl new data are latched (Latl) The feedback path, from the amplifier output back to its summing input, is determined by the MDAC that is connected to the summing input. In addition to the gain accuracy and temperature tracking realized by using the internal feedback resistor in each MDAC, this approach minimizes the effects of switch contact-resistance (inside the feedback loop the switch resistance is divided by the amplifier loop gain).
An oscilloscope trace of a portion of a 128-step sine wave approximation generated by a single DAC with a clock rate of 1 MHz is shown in Fig. 2(a) . The corresponding waveform, generated by toggling two DAC's into the same output stage, is shown in Fig. 2(b) . The major transition glitch as well as other structural differences between the steps in the single DAC system are virtually eliminated with the two DAC approach.
While the waveform in Fig. 2 2 kHz. The deglitching technique does not eliminate the effects of charge injection from the logic signals into the switches, timing skews in the switches, and in the control signals, or amplifier errors (including overshoot, ringing, and slew limiting). In the frequency band from 2 to 15 kHz these effects tend to increase the rms value as the frequency is increased. By sacrificing frequency response, the amplifier can be band limited to flatten the rms gain to within +10 ppm, well into the audio-frequency range. This trimming is done using a small variable capacitor which shunts the feedback circuit of the output amplifier.
A prototype calculable DSS has been constructed using 18-bit MDAC's. For simplicity only the most significant 8 bits are used to synthesize the waveform. 18-bit converters were selected to obtain the component stability and low temperature coefficients that are inherent in high-resolution DAC's.
The DSS is normally operated using the internal 10-V dc reference in one of the MDAC's as a reference voltage for both MDAC's. The 10-V level produces a sine wave with an rms value of approximately 7 V. Any stable reference between 0-and 10-V dc may be supplied externally to produce sine waves with rms values between 0 and 7 V; however, lower reference voltages seriously degrade the performance.
An internal clock pulse, the rate of which may be selected in 16 binary increments, is used to generate 128-step sine wave approximations between 1 Hz-15 kHz. However, the DSS may be operated using an external clock in order to obtain better frequency precision. An external clock is also used in the step calibration mode described below.
111. RMS VALUE FROM A STEP CALIBRATION The rms voltage generated by the DSS is computed by stepping through the ROM at low speed to measure the amplitude of each step with a high-accuracy dc digital voltmeter (DVM). The rms value of the generated waveform using this "step calibration" is determined by computing the square root of the mean value of the square of each of the measured step voltages
where U , voltage of the ith step, N number of steps in one period, C DVM correction.
The uncertainty of the step calibration is a function of the gain and linearity errors of the DVM used to measure each step. To minimize gain errors, the DVM is calibrated immediately prior to the step calibration. The shortterm stability of this calibration is critical, and is typically within f 1 ppm during the test. The DVM linearity is also important since the computed rms value is based on measurements made at many different voltage levels. The results reported in this paper were obtained using a multislope integrating DVM with nonlinearities of less than f 2 ppm of full scale. The step calibration is automated by connecting the ''conversion complete" digital output from the DVM to the external clock input of the DSS. The DVM is connected to a desktop computer via the IEEE-488 bus and a BASIC software routine computes the rms value. The short-term repeatability of the rms value computed by the step calibration is typically f 1 ppm.
A simplified step calibration, consisting of "offset" and "gain" measurements made at plus and minus full scale, has been used with linear single DAC generators [ 5 ] , [7] . . However, the nonlinearity of the dual DAC generator described in this paper can be quite large (a function of linearity, offset, and gain differences between the two DAC's) , therefore, the complete step calibration is required. The best multislope integrating DVM's are typically an order of magnitude more linear then the best multiplying DAC's and the complete step calibration should enhance the accuracy of single DAC generators as well.
IV. BANDWIDTH CONSIDERATIONS
The concept of a "calculable source," which relies on measurements of the dc level of each step, requires the waveform to have the same shape at all frequencies of interest. The rms value may be computed by (1) only if the staircase shape is not distorted by dynamic errors in the generation circuit or post filtering (a standard procedure for removing sampling harmonics). Under ideal conditions, it can be shown that the rms value of the reconstructed sine wave is identical to the pure sinusoid from which the samples were obtained [8] .
When a sinusoidal signal is approximated using digital by the step calibration (dashed line) and the rms value measured using thermal techniques (a) DSSl using the internal clock to generate a sinusoidal waveform (b) DSS2 using the internal clock to generate a sinusoidal waveform (c) DSS2 using an external clock to generate a sinusoidal wavetorm (d) DSS2 using an external clock to generate a nonsinusoidal waveform synthesis, the fundamental frequency is mixed with the clock frequency to produce sampling harmonics. These occur as sum and difference pairs around harmonics of the clock frequency. For a 128-step sine wave the first four sampling harmonics occur at the 127th, 129th, 255th, and 257th harmonic of the fundamental. In a perfect system there are an infinite number of sampling harmonics, the amplitudes of which are defined by V, = Vsin ( 7 r F f T ) / ( 7 r F , T )
where V, peak amplitude of the ith harmonic of the funda-V peak amplitude of the "ideal" sine wave from F, frequency of the ith harmonic, T period of the clock frequency.
mental, which the samples were obtained,
The amplitude of the fundamental component ( F , ) of a reconstructed sine wave is also defined by (2); and for a 128-step sine wave, V, = 0.999 900 V. The sampling harmonics thus deliver only 100 ppm of the signal power (rms value), and it can be shown that less than 3 ppm of the signal power is delivered above the 1025th harmonic of the fundamental. In practical terms, this means that an rms voltmeter with a bandwidth in excess of 1 MHz is required to measure an unfiltered, 1-kHz synthesized sine wave to an uncertainty of + 3 ppm. In the DSS, frequency components above 10-20 MHz are eliminated by the feedback capacitor used to trim the rms response. Additional distortion is caused by the quantization of each of the steps. The normalized magnitude of the quantization level is given by q = 1 /2", where n is the number of effective bits in the DAC. Since only the most significant 8 bits are used in the DSS, q = 1/256. For 8-bit quantization, the noise power (P,, = q'/12) contributes less than f 1 ppm to the signal power [8] .
V. RESULTS
The rms value, computed using the step calibration, has been compared to the thermally measured value at sine wave frequencies between 30 Hz and 15 kHz. Thermal measurements, which represent the state-of-the-art, were made using an automatic voltage calibration system [9] based on coaxial thermal voltage converters (TVC's). This system is capable of measuring all of the harmonic power since its bandwidth is in excess of 100 MHz. Uncertainties associated with this measurement system are: 1) ac-dc difference of the TVC-+2 ppm; 2) lumped uncertainties due to the rest of the system-3) the standard deviation of the mean of 15 observaTo minimize dc uncertainties, the DVM used in the step calibration is calibrated by the dc source used as a reference for the thermal measurements. This source is thus considered the dc reference for both measurements. While its short-term stability is critical, its absolute accuracy is not.
The estimated standard deviations of the step and thermal calibrations were computed in accordance with [lo] f 2 ppm; tions-f 1 ppm.
by where a standard deviation of the observations, b, limits of the estimated errors.
The resultant standard deviations are 1.6 ppm for the step calibration and 1.9 ppm for the thermal measurement.
Results of step and thermal measurements of the DSS are shown in Fig. 3 . To demonstrate the performance of different units under various operating conditions, two sources, DSSl and DSS2, were measured using both internal and external clocks to synthesize 128-step sine wave approximations (Fig. 3(a)-3(c) ). As a further demonstration, the results of measurements on a nonsinusoidal waveform (sine wave approximation with 30-percent third harmonic) are shown in Fig. 3(d) . The plots show the average difference between three sets of measurements consisting of two step calibrations (represented by the dashed line) and 5 thermal measurements (plotted points with one-standard deviation error bars) at each frequency.
Agreement between the two methods is better than f5 pprn from 30 Hz to about 2 kHz. Above 2 kHz the rms value of the DSS is less predictable, becoming increasingly dependent on the bandwidth adjustment described above. It was, however, possible to trim the rms value of DSS2 between 30 Hz and 15 kHz to within + l o pprn of the calculated value. This "flatness" adjustment appears to be very stable versus time and has proven to be relatively immune to normal mechanical shocks encountered during shipment.
V. CONCLUSIONS
The rms value of a digitally synthesized waveform may be estimated by measuring the dc level of each of the steps used to generate the waveform. The accuracy of this estimate depends on the difference between the static and dynamic performance of the DAC. To minimize DAC glitches due to charge injection and switching skews, a deglitching circuit which uses a fast switch to toggle between two DAC's is utilized. This circuit substantially improves the step quality while increasing the effective frequency range of the source.
The calculated rms value agrees with the thermally measured value to within +5 ppm from 30 Hz to 2 kHz. In this frequency range the digital-synthesis/calculation technique reenforces the validity of the traditional thermal approaches and may be considered as an independent dcac transfer standard. At higher frequencies, the DSS is increasingly dependent on components, but it may be precisely adjusted so that the flatness of its rms value versus frequency is within + l o ppm out to 15 kHz. With faster DAC's it should be possible to extend this performance to higher frequencies.
Four prototype digitally synthesized sources have been developed and are being shipped to metrology laboratories in the U.S. in order to evaluate their usefulness as ac transport standards. The sources have been used to verify the accuracy of thermally-based voltage measurement systems, to calibrate high-accuracy ac DVM's, and to characterize the ac-dc difference of thermal voltage converters (particularly at frequencies below 20 Hz where the DSS is more accurate than most thermal techniques).
